Abstract-In this paper, we derive linearized discrete-time models of higher order Charge-Pump Phase-Locked Loops (CPPLLs). The behaviour of CP-PLLs in the steady state is analysed and an important feature is developed. The nonlinear state equations of CP-PLLs are linearized around the equilibrium point. The linearized discrete-time model is finally verified using behavioral simulations in Matlab and PSpice.
I. INTRODUCTION
Charge-Pump Phase Locked Loops (CP-PLLs) are important component blocks which are used in a wide variety of applications, such as clock generation, frequency synthesis and clock data recovery. The popularity of CP-PLLs is due to the fact that they provide flexible design parameters, such as loop bandwidth, damping factor and locking range. In Gardner's pioneering work on CP-PLLs [1] , he develops what has become the standard linear model and provides some empirical design rules. Subsequently many analytic models for CP-PLLs have been proposed. Van Paemel [2] , Hedayat [3] and Co [4] have given nonlinear models for second order loops. Hanumolu [5] and Wang [6] have analysed third order CP-PLLs while Guermandi [7] and Yao [8] have studied fourth order CP-PLLs. In the present work we consider quite general nth order CP-PLLs.
The work of Van Paemel [2] in particular is of interest here. Van Paemel establishes that for first order loop filter the system permits a model which is of second order and discrete-time, although not in fact linear. Van Paemel shows that, close to equilibrium, the system behaves according to one of four particular modes determined by the patterns of transitions of the VCO and the PFD. We establish that in the more general case of higher order filters the system is again described by a discrete-time system of order equal to one plus the order of the filter and that the behaviour close to equilibrium is again described by four modes, indeed the same four modes discussed by Van Paemel. As stated, the system described by Van Paemel is not in fact linear or even linearizable. It transpires that, given a first order filter, the designer must choose between having a capacity to lock or being linearizable, they cannot have both. In the case of higher order filters however the designers can, and essentially do, choose to design systems which can lock and which are linearizable. Since engineers are particularly interested in the local dynamics around the equilibrium point, they generally develop linearized discrete-time models of CP-PLLs and it is therefore of some comfort to know that such models exist and are valid.
This paper is organized in the following manner. Section II briefly describes the behavior of CP-PLLs in the steady state. The complete analysis of the linearized discrete-time model of CP-PLLs around the equilibrium point is presented in section III. Section IV presents some simulation results from Matlab and PSpice.
II. ANALYSIS OF CP-PLLS IN THE STEADY STATE
Charge-Pump Phase-locked Loops (CP-PLLs) are composed of a phase and frequency detector (PFD), a charge pump (CP), a loop filter (LPF) and a voltage-controlled oscillator (VCO). The PFD is treated as a finite state machine (FSM) which compares the phase and frequency of the VCO signal and the external reference signal. The state transitions are triggered by the rising edge of the VCO signal (V CO ↑) and the reference signal (Ref ↑). The states of the FSM are denoted by (1, 0), (0, 0) and (0, 1). The PFD outputs Up and Down signals which are proportional to the phase error. The CP circuit is controlled by the Up and Down signal and generates output I p , 0 or −I p , where I p is the charge pump current. The LPF is described by the state-space equatioṅ
where x is an n × 1 vector (n ≥ 1), u is an input scalar, which is I p , 0 or −I p , and y is an output scalar. A, B, C T and D are, respectively, n × n, n × 1, 1 × n, and 1 × 1 constant matrices.
The input of the VCO is the output of the LPF, y, and changes the frequency of the VCO. So the frequency of the VCO is given by f V CO (t) = f 0 + K v y(t) , where K v is the VCO gain, expressed in Hz/V and f 0 is the initial frequency of the VCO. The associated phase of the VCO is θ V CO (t) = t 0 f V CO (τ )dτ .
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978-1-4577-0618-9/11/$26.00 ©2011 IEEEVan Paemel [2] categorized the dynamic behavior of CPPLLs into six cases, depending on the relationship between the phase and frequency of the VCO and reference signals. We assume that the CP-PLL is close to locking state. We consider four cases for the local dynamics around the equilibrium point, as shown in Fig. 2 . We define that the rising edges of the reference signal occur at the times t = kT for all integers k, where T = 1/f ref is the period of the reference signal. Similarly, we denote that the times at which the falling edges of VCO occur by t = t k , and introduce the variable τ k = t k − kT . Another variable is the voltage across the capacitors sampled at the later of the two times t = kT and t = t k , i.e. x k = x(max{kT, t k }). Firstly, we consider the case when the CP-PLL is in the steady state and the system is at the equilibrium point. The FSM is in the state (0, 0) for all the time t and t k = kT for all k. The LPF input, u, equals 0.
We obtain the solution of (1) and (2) for kT ≤ t ≤ (k+1)T as follows:
At the equilibrium point, we define x(kT ) = x * for all k and put t = (k + 1)T into the equations (3) and (4). We obtain an important feature of the system at the equilibrium point from the equation (4):
From the equation (3), we obtain x * = e AT x * and conclude that e AT has an eigenvalue at 1 with the associated eigenvector, x * and A has an eigenvalue at 0 with the associated eigenvector, x * .
III. LINEARIZED DISCRETE-TIME MODELS OF CP-PLLS
In this section we derive the linearized discrete-time model for the higher order CP-PLLs based on the Van Paemel's paper [2] . In order to conveniently obtain linearized discretetime models of CP-PLLs, we firstly introduce the following normalized variables:
A.
We define x k = x(t k ) and x k+1 = x(t k+1 ) in the case A, as shown in Fig. 2 (a) . The rising edge of the VCO lags behind the rising edge of the reference signal and the state of the FSM is (1, 0) when the time is from kT to t k . The input of LPF, u, equals I p . The equation (1) becomesẋ = Ax+BI p and the solution is
When time is from t k to (k + 1)T , the state of the FSM is (0, 0) and u equals to 0. The equation (1) becomesẋ = Ax and the solution is When time is from (k + 1)T to t k+1 , the state of the FSM is (1, 0) and u equals to I p and the solution of the equation (1) is
We put the equation (8) into the equation (9) and obtain
Using the equation (6) and neglecting the higher order terms at the equilibrium point, we obtain the difference equation for x k+1 from the equation (10)
Now we define another function Φ V CO (t) which is a function of θ V CO (t) mod 2π. The k th rising edge of the VCO occur at the time t k when Φ V CO (t k ) equals 1.
As shown in Fig. 2 (a) , the rising edge of the VCO occurs at the time t k+1 , so we can get
τ k+1 is computed aŝ
On the other hand, Φ V CO ((k + 1)T ) is given by
where
Aτ dτ . We put the equations (14) and (6) into the equation (13) and get
Using the equation (5) and neglecting the higher order terms at the equilibrium point, we obtainτ k+1 from the equation (15).τ
In this case (Fig. 2 (b) ), we define x k = x(kT ) and x k+1 = x((k + 1)T ). The input of LPF, u, equals 0 from kT to t k+1 and −I p from t k+1 to (k + 1)T . According to the state equations (1), x(t k+1 ) and x((k + 1)T ) are expressed as follows:
Using the equations (5), (6), (17) and (18) and neglecting the higher order terms at the equilibrium point, we can get the same result forx k+1 as in case A.
We know the rising edge of the VCO occurs at the time t k+1 from Fig. 2 (b) . We obtain
We put the equations (5), (6), (17) and (18) into the equation (19) and computeτ k+1 in this case aŝ
We define x k = x(t k ) and x k+1 = x((k + 1)T ) in the case C shown in Fig. 2 (c) . The input of LPF, u, equals 0 from t k to t k+1 and −I p from t k+1 to (k + 1)T . The solution of the state equation (1) are expressed at times t k+1 and (k + 1)T as follows:
Using the equations (5), (6), (21) and (22), we can get the same result forx k+1 as in case A.
In this case, we know that the rising edge of the VCO occurs at the time t k+1 , as shown in Fig. 2 (c) . We obtain
Using the equation (5) and neglecting the higher order terms at the equilibrium point,τ k+1 is computed in this case aŝ
We define x k = x(kT ) and x k+1 = x(t k+1 ) in the case D shown in Fig. 2 (d) . The input of LPF, u, equals 0 from kT to (k + 1)T and I p from (k + 1)T to t k+1 . The solution of the state equation (1) are expressed at times (k + 1)T and t k+1 as follows:
Using the equations (5), (6), (25) and (26) and neglecting the higher order terms at the equilibrium point, we can get the same result forx k+1 as in case A. Fig. 2 (d) shows that the rising edge of VCO occurs at the time t k+1 . We obtain
We put the equations (5), (6), (25) and (26) into the equation (27) and computeτ k+1 in this case aŝ
Tx k . Finally, linearized discrete-time models of higher order CP-PLLs are presented by the equations (29) and (30):
IV. BEHAVIORAL SIMULATION The linearized discrete-time model in the previous section is now verified in Pspice. Though the linearized model is suitable for higher order CP-PLLs, we choose the third order CP-PLL as an example in this section because of the popularity of the third order CP-PLL frequency synthesizer in the practical design.
Consider the second-order LPF, we can get
R1C3 and R 1 , C 2 , C 3 are the circuit parameters of LPF, as shown in Fig. 3 . Then we put these . We build up a third order CP-PLL in the Pspice environment, which is shown in Fig. 3 . The circuit parameters, like those in the linearized discrete-time model, are given
32nF . In order to verify the linearized discrete-time model of CP-PLLs, we choose the initial values around the equilibrium point, the capacitor voltage V C2 (0) = 3.005V , the control voltage V C3 (0) = 3.005V and the phase error Φ e (0) = 0. The linearized discrete-time model of the third order CP-PLL, the equations (29) and (30), described in section III is simulated using Matlab. The validity of the linearized discrete-time model around the equilibrium point is verified by comparing the capacitor and control voltage and the phase error obtained from Matlab and Pspice simulation, as shown in Fig. 4 .
V. CONCLUSIONS
The linearized discrete-time model of higher order CPPLLs around equilibrium has been described in this paper, based on Van Paemel's paper [2] . We have linearized the nonlinear model around equilibrium and developed explicitly a more general linearized discrete-time model for the CP-PLLs.
We, then, have presented the simulation results obtained from Matlab and PSpice simulation to verify the validity of this linearized model. We have investigated the local dynamics around equilibrium when the CP-PLL is close to the locking state, which engineers are particularly interested in.
